I. INTRODUCTION
T HE neutral-point-clamped (NPC) voltage-source inverter (VSI) is currently the most widely used multilevel converter topology [1] - [3] . Three-level NPC inverters have well known advantages over the conventional two-level converter. For instance NPC converters can be connected to medium voltage systems without requiring a power transformer [4] , they can operate with a relatively high effective switching frequency reducing the total harmonic distortion at the grid/load [5] . Moreover, for a similar application an NPC inverter requires a smaller power filter when compared with a conventional two-level VSI [5] . In addition, lower dv/dt values, higher efficiency and less stress on the devices are also considered important advantages of the NPC converter over the conventional two-level topology [3] , [5] . There are several applications of the three-level VSI reported in the literature, for instance in wind energy conversion systems (WECSs) [4] , [6] , [7] , where the nominal power of single WECs approaches 10MW. In photovoltaic (PV) applications the threelevel NPC is also used because of its good efficiency [1] . Furthermore, applications of the NPC converter as an active filter in medium voltage (MV) systems have been also reported [8] .
When a path for the circulation of zero-sequence currents is required, four-leg converters are considered to be one of the solutions offering most advantages [9] , [10] . Several topologies of 4-leg converters have been discussed in the literature, for instance applications of the 4-leg, 2-level VSI [9] , [11] - [13] or 4-leg matrix converter [14] , [15] have been extensively studied and can be considered relatively mature technologies. 4-leg multilevel converters, on the other hand, offer higher efficiency, lower switching losses, higher nominal voltage range and lower harmonic distortion. However, they have only been proposed recently as an interesting solution for 4-wire systems, for example in [5] , [16] , [17] where the application of three-level, 4-leg converters is discussed.
Recent research on control systems and modulation algorithms for four-leg NPC converters have addressed waveform generation and current regulation using non-linear controllers such as finite-set model predictive control (FS-MPC), to track output voltage/current references [18] , [19] . Unfortunately, variability of the switching frequency and the variable performance at different operating points are potential drawbacks of this approach for grid connected applications. The use of carrier-based pulse width modulation (PWM) applied independently to each leg of the converter has been addressed in [20] . However such strategies do not allow selection of variable vector switching sequences to manipulate the harmonic spectrum or the distribution of the switching power losses, which are important in MV or grid connected applications. A three dimensional modulation approach for 4-leg three-level NPC converters has been proposed in [21] , where the modulation is implemented directly in the abc coordinate frame. Although this method is simple, efficient and achieves full utilisation of the dc-link voltage, it has some inherent limitations due to the use of the abc coordinate frame. Firstly, it is complex to analyse/implement overmodula-0885-8969 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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tion algorithms in the abc frame. On the other hand, using αβγ coordinates, it is simple to conclude that the outer boundaries of the modulation region are defined only by the dc-link voltage value regardless of the topology and number of levels available in the converter. In addition spacial symmetry issues considerably simplify the implementation of overmodulation strategies in αβγ coordinates. Moreover overmodulation methods already developed for four-leg converters [22] , [23] cannot be applied to algorithms implemented in abc coordinates. Secondly, the symmetries of the αβγ space can also be exploited to allow shaping of the harmonic spectrum of the modulated voltage waveform, e.g. eliminating even-order harmonics from the output signals [24] . This is not achievable in an abc frame. Thirdly, the natural decoupling of the zero-sequence component in αβγ coordinates allows direct control over the zero-sequence, which is very important for four-wire applications. This is difficult to achieve using an abc reference frame, where the zero-sequence component is not represented as an independent variable. This paper proposes, analyses and experimentally validates an SVM algorithm in the αβγ coordinate frame for a 6 kW multilevel NPC four-leg converter. The algorithm has been formulated to consider important features such us: full utilisation of the dc-link voltage, fixed and definable switching frequency, adjustable distribution of power losses among the switches, arrangement of the vectors for implementing different switching patterns, utilisation of the redundant vectors for balancing the dc-link voltages under unbalanced or non-linear loads and modulation of unbalanced and non-sinusoidal voltages at the converter outputs.
For all of the aforementioned reasons, we have chosen in this paper to theoretically and experimentally investigate modulation algorithms in the αβγ frame as an alternative to the reported strategies, i.e. FS-MPC, PWM, SVM in abc coordinates. To the best of the author's knowledge, this is the first work where a complete SVM algorithm in αβγ is formally presented, analysed and experimentally validated for a four-leg NPC converter. Moreover, in this paper balancing of the capacitor voltages and selective harmonic elimination (e.g. even harmonic elimination), for a 4-leg NPC converter, is presented, fully discussed and experimentally validated.
The rest of this paper is organised as follows: In Section II the proposed modulation algorithm is discussed. In Section III a brief discussion of the control system required in the experimental work is presented. In Section IV experimental results are discussed and fully analysed. In Section V the conclusions and an appraisal of the proposed method are presented. Finally in the Appendices the look-up tables required in the proposed modulation algorithm are given.
II. THREE DIMENSIONAL SPACE VECTOR MODULATION FOR A FOUR-LEG NPC INVERTER

A. Four-Wire NPC Converters
In Fig. 1 the topology of a four-leg NPC converter is shown. Due to the extra leg, the four-leg NPC has several advantages in comparison to the three-leg four-wire NPC, such as: a) full dc-link utilisation, b) lower ripple in the dc-link capacitors, c) lower current through the neutral point allowing smaller dc-link capacitors and d) more levels in the output voltage with less harmonic distortion and a consequent reduction in output filter size.
The system of Fig. 1 is composed of dc-link capacitors C 1 and C 2 and the switches per phase are S 1x , S 2x andS 1x ,S 2x , where x ∈ {a, b, c, f } and represents each leg of the inverter. Switches S 1x ,S 2x represent the complement of the switches S 1x , S 2x respectively. Each leg of the converter has three possible states (S 1x , S 2x ) ∈ {(1, 1), (0, 1), (0, 0)}, therefore the four-leg NPC has 3 4 = 81 switching states. The current through the neutral-point (NP) is calculated using (1) . In the rest of this paper the poles a, b and c of each leg are referred as phases, while pole f is referred as the neutral.
B. Definition of the Three-Dimensional Space Vector
In order to implement SVM, a space vector transformation must be first defined and applied to the converter output voltages. For a four-leg NPC converter, a transformation to the αβγ coordinate system is applied to each of the 81 possible switching combinations.
[T ] abc−αβ γ = 2 3
Equations (2) and (3) 
balance on the dc-link capacitors to be controlled. In order to synthesise a reference vector in the αβγ coordinate system with the minimum number of commutations, the nearest four vectors to the reference vector have to be identified. These four vectors form a tetrahedron, which is the smallest region that can contain the reference vector. The 65 different vectors of Table A.1, generate 192 different tetrahedrons in the αβγ space, which together make up the entire modulation region for the four-leg NPC as shown in Fig. 2 .
In order to generate an algorithm for computing the SVM without a large number of tables, it is useful to classify each tetrahedron based on the number of non-redundant vectors they possess. In addition this classification gives a better understanding of how the αβγ space is arranged for control over i o and therefore over the dc-link capacitor voltage balance.
The tetrahedron classification is presented in Table I , where each sub-index represents the number of non-redundant vectors present in the tetrahedron. For instance, from Table I The first region is formed from the 24 T T 0 (and has the zero vector as its centre). Fig. 3 (a) shows this first region, composed of all the redundant vectors (i.e V 0 − V 14 from Table A.1). In addition, over the surface of the region generated by the T T 0 , two T T 1 are depicted to highlight how the next region is formed. Therefore a T T 1 is formed by three redundant vectors (provided by the surface of the region in Fig. 3(a) ) and another fourth vector (which must be non-redundant because all the fifteen redundant vectors form the first region). All the 24 T T 1 form the second region, which is shown in Fig. 3(b) . Thereupon the T T 2 are formed based on the surface of the last region. Fig. 3 (c) shows how this is accomplished for two T T 2 . Thus one T T 2 contains 2 redundant vectors and one non-redundant vector (provided by the surface generated by T T 1 ) and a fourth vector which must be non-redundant. The region formed by all the 48 T T 2 is depicted in Fig. 3 
C. The Reference Vector in the αβγ Space
The reference vector in the αβγ coordinate system is given by (4) , where
T is the reference voltage vector. In the general case, the components of V * abc f can be balanced/unbalanced and/or sinusoidal/non-sinusoidal, that can cause the reference vector V * α,β ,γ to describe any possible trajectory within the αβγ space. Assuming sinusoidal references, the voltages V * abc f can be written as:
When (5)- (7) in the αβ frame, and the triangles that enclose the reference vector can be clearly distinguished. Likewise Fig. 4(b) shows the elliptical path in the αβγ frame and the tetrahedrons that enclose the reference path at each sample time.
D. Synthesis of the Reference Vector
According to the trajectory followed by the reference vector V * α,β ,γ in the αβγ space, the tetrahedrons that enclose it at each sample time must be identified. Fig. 5(a) shows the projection of Fig. 2 in the αβ plane. This figure is identical to that used for the three-leg NPC modulation region, composed of 24 adjacent triangles. However for a four-leg NPC, each triangle is extended in the γ direction forming a pentahedron in the αβγ space. In total there are 24 pentahedrons each of them formed by a specific number of tetrahedrons. As an example, Fig. 5(b) shows the pentahedron P m 1 , which comprises 8 different tetrahedrons. In Fig. 5(a) , three types of triangles and associated pentrahedrons can be recognised. Firstly the internal-triangles, whose three dimensional projections are the pentahedrons P i 1 -P i 6 . Secondly the medium triangles that share 2 points with the internal triangles and are associated with the pentahedrons P m 1 -P m 6 . Finally the external triangles which are associated with the pentahedrons P e 1 -P e 6 . Within a particular class, i.e. P i , P m or P e , all pentahedrons have the same type and number of vectors and consequently they posses the same type and number of tetrahedrons. The composition of each pentahedron is given in Table A.2. As an example, Fig. 5(b) shows the pentahedron P m 1 which comprises 11 vectors and 8 tetrahedrons. The same structure, i.e. 11 vectors and 8 tetrahedrons, is found in all the medium pentahedrons, i.e. P m 1 -P m 6 (see Table A .2).
The selection of the tetrahedron that contains the reference vector at each sample period consists of two simple steps:
1) Similarly to the traditional three-leg NPC converter, the triangle in the αβ plane that encloses the αβ projection of V * α,β ,γ is identified initially [ Fig. 5(a) ] [25] . Thus, the corresponding pentahedron of Table A.2 is selected. 2) Once the pentahedron is selected, the tetrahedron that contains V * α,β ,γ has to be identified. Although it could be calculated through the γ-component of the reference vector, using the voltages V * abc f a more straightforward algorithm can be implemented. As mentioned before, each 
E. Duty Cycle Calculation
Once the 4 vectors that define the selected tetrahedron have been identified, the duty cycle for each vector must be calculated. Mathematically this can be written as: (8), the inverse of the matrix has been calculated using the cofactor method. The equations for the cofactors and the determinant of the matrix shown in (8) are derived off-line and then programmed in the experimental system used in this work (see section IV). Therefore the terms, numerator and denominator, required for the calculation of each duty cycle d i are calculated on-line and then divided. Calculation of the entire modulation algorithm and the associate control system occupies only 30 μs of processing time in the control platform presented in Section IV.
F. Switching Sequence Definition
The selection of the switching sequence in an SVM algorithm is always a trade-off between the number of commutations, i.e. power losses, and the total harmonic distortion of the modulated waveform. In a typical two level inverter, either three or four leg, zero vectors are always used in each sample period along with the active vectors to create the reference vector. Hence, two important categories of modulation sequences can be differentiated, which mainly differ in the number of zerovector redundancies used in the modulation [26] , [27] . However in an NPC converter, either three or four leg, zero-vectors are not always present in each sample period. Hence the normal classification is no longer valid. In this paper two patterns are defined for the NPC SVM. The first one employs all possible redundancies, while the second pattern uses only one redundant vector in each sample period. In addition, only one switching state change is allowed during the transition from one vector to another. A symmetric PWM pattern is used in this work.
1) Full-Redundancy Utilisation: Four types of tetrahedrons have been defined, namely T T 0 , T T 1 , T T 2 and T T 3 , each of which possess a different number of redundant vectors. Therefore the use of all redundancies entails a different number of commutations in each type of tetrahedron. Fig. 7(a) shows the switching commutation sequence for each leg of the converter and the phase-to-neutral voltages using all the possible redundancies of the T T 1 shown in Fig. 6(b) . Likewise Fig. 7(b) shows the switching commutation sequence for the T T 2 formed by { V 15 , V 4 , V 10 , V 45 }. As this tetrahedron possesses two redundant vectors instead of the three present in the previous example, an extra switching commutation in leg f is evident, which implies a different switching frequency in each leg of the converter.
In order to determine a suitable switching sequence using only the first column of Table A.1 and Table A. 2, a simple algorithm is implemented. Table II shows the selected vectors for each of the above mentioned tetrahedrons. The vectors are arranged in decreasing amplitude with respect to the γ-component as defined in Table A .1 and are separated according to negative and positive redundancy (as non-redundant vectors possess only one switching combination, they use the entire row). The pivot vector of the sequence must be the vector that possesses the largest number of Positive(P)/Negative(N) states (marked as •). Then starting from this point a descending/ascending direction must be followed until each vector has been transitioned once. The arrows of Table II show the sequence for each tetrahedron. This sequence is then mirrored as depicted in Fig. 7 .
2) Single-Redundancy Utilisation: Although the previous switching sequence generates low THD and gives good controllability for balancing of the dc-link capacitor voltage, it employs a high switching frequency and a different switching frequency for each leg of the converter, which in some cases may be unacceptable. In order to reduce the switching frequency, a method employing single redundancy has been developed. At least one redundancy must be used, because it allows control over the dc-link voltage balance, and the redundancy with the largest duty cycle is selected at each sample time. The sequence pattern 
and (c) one-redundancy sequence for the same T T 1 of (a), using V 10p as pivot, where the sequence is: is based on the same algorithm as explained above. However the algorithm stops once it reaches the pivot vector redundancy. Thus for example in the T T 1 and using V 4n as the pivot, the correct sequence is:
Using V 10p as the pivot, then the sequence is:
This last sequence is shown in Fig. 7(c) , where only one switching commutation per sample time in each leg is ensured. Furthermore, by always using the same type of redundancy (positive or negative) as the pivot, an extra switching commutation when moving from one tetrahedron to another is avoided. This sequence pattern yields a switching frequency equal to half the sampling frequency for each switch of the converter. This is true also for the fourth leg which has to modulate a signal with a frequency of three times the fundamental frequency to achieve sinusoidal voltages at the converter output. In some applications, it is desirable to alternate the type of redundancy every 60 degrees, this eliminates even harmonics which are very undesirable in grid connected applications. This is achieved with a negligible increment of the switching frequency.
G. Capacitor Voltage Balance
Different techniques to balance the voltages on the dc-link capacitors have been reported in the literature for the conventional three-level, three-leg NPC converter. These are usually categorised as active control, passive control and hysteresis control. [28] - [30] . In this work an active control methodology, embedded into the utilisation and selection of the SVM redundant vectors, is proposed to balance the capacitor voltages. According to this, a pulse width modulation technique is applied, at each sample time, to the redundant vectors in order to modulate the neutral point current i o to track a reference current (i * o ) and balance the voltages on the dc-link capacitors V C 1 and V C 2 . The reference current i * o is provided by an external controller, which is presented in the next section. Adopting { V a , V b , V c , V d } as the four vectors that form a specific tetrahedron, the averaged NP current in one sample period can be mathematically expressed as: where i o i ( V i ) represent the currents through the NP generated for each vector and are determined using (1), d i are the duty cycles calculated in (8)- (9) and λ i represents the sub-modulation indices, which are calculated in order to obtain an average current equal to i * o . Each redundant vector allows modulation of the current generated through the NP by adjusting the duty cycles of each redundancy (positive and negative), this allows the sub-modulation index λ i ∈ [−1, 1]. As (10) is a general representation, the sub-modulation index λ i must be set to 1 for non-redundant vectors. Additionally, each current i o i ( V i ) must be calculated from (1) or obtained from a look-up table (LUT) stored in the third column of Table A.1. Equation (11) and negative redundancy of the redundant vector. The number of indices λ i and sub-duty cycle calculations is equal to the number of redundant vectors present in the selected tetrahedron. When the switching sequence: Single-redundancy utilisation of section II is used, only one sub-duty cycle needs to be calculated at each sample time. Finally, the diagram of Fig. 8 shows the required steps to implement the proposed SVM algorithm for a four-leg NPC converter with capacitor voltage balancing.
III. PROPOSED RESONANT VOLTAGE CONTROLLER
To experimentally validate the proposed modulation scheme, a prototype converter was constructed and used to feed an unbalanced three-phase load connected through an LC filter as shown in Fig. 9(a) . An additional optional inductance L σ is considered in the fourth leg. The linear unbalanced load is composed of impedances Z a , Z b and Z c .
It is well-known that conventional PI controllers are not particularly suited to regulate sinusoidal signals [10] [31] [32] . On the other hand, and according to the internal model principle [10] , resonant controllers can regulate, with zero steady state error, sinusoidal voltages and currents [32] . Therefore, to control the output voltages of the 4-leg NPC converter, the utilisation of resonant controllers is proposed in this work. Fig. 9 (b) presents the proposed control systems for regulation of the converter output voltage. In this diagram the converter is represented as a constant gain Λ, the modulation algorithm and the computational delay are represented by a unit delay (z −1 ) cascaded with a Zero Order Hold (ZOH). The worst case situation (from the control design viewpoint) is when the converter 
output is unloaded and the plant P f (s) is solely represented by the lightly-damped LC output power filter. To simplify the analysis in the frequency domain, the control system is designed in the s-domain considering the transfer function of a resonant controller with delay compensation (see [33] , [31] ).
where ω n represents the n th controlled frequency. The angle ϑ n represents the phase shift between the voltage modulated by the converter and the voltage regulated at the output. Notice that ϑ n is a function of the frequency ω n and considers the phase shifts introduced by the proposed SVM (one sample period delay), the phase shift introduced by the plant P f (s) transfer function, etc.
Notice that compensation of the system phase shift angle ϑ n , in (12) is one of the methods used to compensate the phase margin of the open loop transfer function G(s) = R c (s)P f (s) without using additional lead-lag networks (see [33] , [31] ).
The plant transfer function P f (s), considering only the second order LC output power filter, is obtained as:
where L f and R f represent the inductance with its intrinsic resistance and C f is the filter capacitance. Using Fig. 9(b) , and the plant of (13), the controller gain (K n in (12)) can be designed. To discretise the s-plane controller of (12), maintaining most of its original performance, the First Order Hold (FOH) discretisation method is used (see [31] ). Using the Nyquist plot, the discrete time performance of the resonant controller can be analysed using the diagram depicted in Fig. 10 . From this figure, it is observed that the plot does not encircle the point (−1, 0j) ensuring a stable operation. Its stability margin is usually defined by the minimum distance from the plot of G(s) to the point (−1, 0j) [32] (see η in Fig. 10 ), which in this design is set to 0.51 (see [32] ). Besides analysing the stability and dynamic performance of the proposed control system, the Nyquist plot of Fig. 10 could also be used for fine adjustment of the controller parameters (see (12)), for instance the gain K n .
In order to balance the dc-link capacitor voltages, the reference current i * o (z) is obtained at the output of a PI controller and used to calculate the sub-duty cycles of (11). Accordingly, Fig. 9(c) shows the proposed control scheme to regulate the dclink capacitor voltages. Considering C 1 ≈ C 2 , the discrete form of the plant P c (s), which relates the difference of the voltages V C 1 and V C 2 to the current i o , is given by:
Using (14) the design of the PI controller utilising linear control design methods (e.g. root locus) is simple to achieve.
IV. EXPERIMENTAL VALIDATION
A. Experimental Set-up
The experimental rig used to validate the proposed 3D-SVM in a four-leg NPC is shown in Fig. 11 (load is not shown) .
The control platform is based on a Pentium-System board (2Gb RAM host PC with a 3.2 GHz Pentium processor running the Arch-Linux operating system) and an FPGA board. This Pentium system runs the algorithm in real time using the Real Time Application Interface (RTAI) for Linux and is connected to the FPGA board using an ISA-bus. The FPGA board receives the measured states, implements over-voltage and overcurrent protection, implements the commutation dead time and sends the control signals to the IGBTs. The gate-signals are sent through optical fibers from the FPGA board to the 4-leg NPC. 
B. Experimental Results
In order to demonstrate successful implementation of the proposed modulation scheme, three different experimental assessments are performed. First the system is operated in open loop control using a low switching frequency. The aims of these tests is to show experimental results related mainly to the performance of the modulation algorithm with and without considering even harmonic elimination. Secondly the control scheme of Fig. 9 is implemented and experimentally tested considering the proposed SVM algorithm operating with balanced and unbalanced loads. Table III shows the parameters used in the experimental implementation (notice that V dc = V C 1 + V C 2 ). All experimental tests have been performed with the Single − Redundancy pattern, discussed in section II.
1) Open-Loop Voltage Modulation:
In order to reduce the harmonic content of the modulated waveform, quarter-wave and half-wave symmetry is required. For this purpose the reference waveform must be symmetrically sampled and the switching frequency must be a multiple of six times the fundamental frequency. Hence f S V M = 6 · n·50 Hz. For this test f S V M = 1200 Hz has been used in the algorithm and the load is disconnected. Fig. 12(a) and (b) show the phase-to-neutral output voltage of the four-leg NPC converter without and with the even harmonic elimination respectively. The differences in the symmetry can be cleared observed. In addition, Fig. 13 [24] .
2) Closed-Loop Voltage Controller: In order to implement a high performance three-phase voltage source for four-wire systems, the control diagram of Fig. 9 has been implemented. The full algorithm, including voltage balance of the dc-link capacitors and the implementation of the resonant close loop control system takes approximately 30 μs to be executed. Fig. 14(b) and (a) shows the output voltage and currents for a balanced load impact of 3 kW. The output voltage is regulated to 220 V rms and the parameters of Table III have been used with the balanced load, i.e. Z a1 , Z b1 and Z c1 .
The voltage remains sinusoidal with well regulated amplitude before and after the load impact confirming the fast transient response of the control scheme. Finally and similar to the previous test, the output voltage is regulated to 220V rms using the control diagram of Fig. 9 . The parameters used for this test are shown in Table III , however the unbalanced load: Z a2 , Z b2 and Z c2 has been used. Fig. 15(b) and (a) show the output voltages and currents, generated by a load impact of 0.65 kW, 1 kW and 0.57 kW for each phase. Additionally the voltage on the dc-link capacitors is shown in Fig. 15(c) . The dc link voltage waveform changes noticeably after the load impact is applied. The increased ripple after the load impact is produced by the unbalanced currents, however active control over the voltage of the dc-link capacitors maintains the voltage difference within a tolerance smaller than 3V.
V. CONCLUSIONS
This paper has presented a comprehensive analysis, formulation and experimental validation of a Three-Dimensional Space Vector Modulation for a three-level, four-leg NPC Converter. A simple algorithm for implementing the proposed modulation scheme as well as achieving dc-link capacitor voltage balancing has been developed and experimentally validated. The modulation algorithm is formulated in a general form, thereby allowing different sequence patterns for the modulation and for the balance of the dc-link voltage capacitors using a various numbers of redundant vectors. Implementation of the algorithm does not require extensive use of look-up tables.
In order to meet standards for grid connected applications, even harmonic elimination is simple to achieve with the proposed SVM algorithm. This has been experimentally validated. Finally, the proposed modulation algorithm has been used in a closed-loop system based on a PR-controller, regulating the output voltage of the four-leg NPC converter. This configuration achieves both very good dynamic and steady-state performance and represents an attractive solution for a high performance power interface for four-wire applications. 
APPENDIX A 3D-SVM VECTORS TABLE
[NPPO] − ia − ib − ic V 2 4 [PNNO] − ia − ib − ic V 2 5 [NPNO] − ia − ib − ic V 2 6 [NNPO] − ia − ib − ic V 2 7 [POON] ib + ic 2 √ 5 3 V 2 8 [OPON] ia + ic V 2 9 [OOPN] ia + ib V 3 0
[PNNN] 0 V 3 1 [NPNN] 0 V 3 2 [NNPN] 0 V 3 3 [PPNP] 0 V 3 4 [PNPP] 0 V 3 5 [NPPP] 0 V 3 6 [OONP] ia + ib Non-red. Vec. V 3 7 [ONOP] ia + ic V 3 8 [NOOP] ib + ic [PNON] ic V 4 2 [ONPN] ia V 4 3 [NPON] ic V 4 4 [NOPN] ib V 4 5 [PONP] ib V 4 6 [OPNP] ia V 4 7 [PNOP] ic V 4 8 [ONPP] ia V 4 9 [NPOP] ic V 5 0
[NOPP] ib
V 5 2
[POPN] ib V 5 3 [OPPN] ia V 5 4 [ONNP] ia V 5 5 [NONP] ib V 5 6 [NNOP] ic
[PNPN] 0 V 5 9 [NPPN] 0 V 6 0
[PNNP] 0 V 6 1 [NPNP] 0 V 6 2 [NNPP] 0
[NNNP] 0 [10, 4] V 2 7 , V 3 9 , V 3 0 , V 1 , V 1 5 , V 2 4 , V 1 0 , V 4 5 , V 6 0 , V 5 4 P e3 [10, 4] V 5 1 , V 5 7 , V 4 0 , V 7 , V 2 1 , V 1 6 , V 4 , V 3 3 , V 4 6 , V 3 6 P e4 [10, 4] V 2 8 , V 4 0 , V 3 1 , V 2 , V 1 6 , V 2 5 , V 1 1 , V 4 6 , V 6 1 , V 5 5 P e5 [10, 4] V 2 8 , V 4 3 , V 3 1 , V 2 , V 1 9 , V 2 5 , V 1 1 , V 4 9 , V 6 1 , V 5 5 P e6 [10, 4] V 5 3 , V 5 9 , V 4 3 , V 9 , V 2 3 , V 1 9 , V 6 , V 3 5 , V 4 9 , V 3 8 P e7 [10, 4] V 5 3 , V 5 9 , V 4 4 , V 9 , V 2 3 , V 2 0 , V 6 , V 3 5 , V 5 0 , V 3 8 P e8 [10, 4] V 2 9 , V 4 4 , V 3 2 , V 3 , V 2 0 , V 2 6 , V 1 2 , V 5 0 , V 6 2 , V 5 6 P e9 [10, 4] V 2 9 
